

Agilent Technologies

Debugging IP Router Subsystems--Logic Analysis Tools for POS, Gigabit Ethernet and ATM

September 21, 2001

presented by:

Scott Ferguson

- Overview of router architecture & subsystems
- Designing in testability
- Example problems & solutions
- Conclusion and summary

Page 2




Bandwidth Demand Fuels Competition

Highest (compliant) performance wins


- Speed
- Throughput
- Intelligent response to dynamic environment
- Time to market is key




Sample Router Architecture




PHY Buses & Integration



Debugging Subsystems




LVDS Breaks the Rules



New Logic Analysis Tools

New 16760 state/timing module captures LVDS signals at up to 1.25 Gb/s (1.5 Gb/s coming soon)

- 500ps setup/hold window
- 10 ps setup/hold resolution
- Eye Finder technology automatically adjusts setup/hold window position
- 64 M sample depth, 34 channels (260 Mbytes, or 2.6 M packets
 @ 100 bytes/packet)
- 200 mV sensitivity






- High speeds & LVDS create probing problems
- Probing must be considered before layout
 - Pay now, or pay later
- Probing changes circuit dynamics






Designing in Testability



Year	Probing Method	Connection	Maximum Speed
1973-??	Flying Leads	Clip-on	300 MHz
1990's	AMP Mictor Connector	Surface mount	600 MHz
2001	Samtec BSH Connector	Surface mount	> 2 Gb/s

New Agilent Logic Analysis Probes

- 1.5 pF probing solution makes probing possible
- Differential probes have excellent channel-tochannel isolation at high speeds.
- Design probe connectors into target
 PC board




www.agilent.com/find/probeguide

Page 11




Probe Equivalent Load




Signal Trace

Dealing with Stubs - Adding a Series Resistor



Required Eye Opening at Probe Tip - 16760 (LVDS)



Common Problems in Router Subsystem Turn-on

- Data Corruption Analyze channel-to-channel Skew, signal integrity
- Bus Lockup/Inactivity
 Detect Bus inactivity
- Throughput & Latency Measure Packet Throughput Measure Packet Latency Between PHY and DDR Measure PHY Transmit/Receive Latency
- System Overload
 Find Cause of Dropped Packets
- Incorrect Packet Forwarding External Trigger Arming Examples



Analyze Channel-to-Channel Skew

Sampling Positions C - Anal	yzer <c></c>		_ 🗆 ×				
File Window EyeFir	nder Results	Sampling	Help				
♦ Manual Setup/Hold Positions							
< Eye Finder	Run Eye Finder	ompiete: May	1 07:19:21 2000				
Eye Finder Setup	Eye Finder Results	1//					
-5	-4 -3 -2 -1 0 ps	1 2 3 4 5	Sampling Position				
Label1 (16 channels)			🔳 0.5 ns avg 🕨 🔺				
Label1 [0]			◀ 0,5 ns ►				
Label1 [1]			◀ 0.7 ns ►				
Label1 [2]			■ 0.7 ns ▶				
Label1 [3]			 0,6 ns 				
Label1 [4]			■ 0,5 ns ►				
Label1 [5]			◀ 0.4 ns ►				
Label1 [6]			◀ 0,4 ns ►				
Label1 [7]			 0.5 ns 				
Label1 [8]			■ 0.7 ns				
Stable Region	Sampling Position for next analyzer R	un 🔺 Suggested Po from Eye Fir					


• Eye Finder automatically adjusts setup/hold window position

Interactive display allows for manual override



Page 16


Detect Bus Inactivity



Healthy links transmit keep alives



Detect Bus Inactivity – Trigger Setup



Measure Packet Throughput

🗙 🛛 Analyzer <e> - 333MHz State/2GHz Timing Zoom 2M Sample E</e>
File Window Edit Options Clear Help
🕞 🕨 💷 📲 🖁 🗸 💳 Analyzer <e>:</e>
Sampling Format Trigger Symbol
Trigger Functions Settings Overview Default Storing Status Save/keca
Sequence level : 2 Timer 1 : 66.416 s
Occurrence counter : 0
Global counter 1 : 4153417
Trigger Sequence
1 If Anything occurs 1 time then Timer 1 Start from reset Goto Next
2 FIND PACKET
On bus Bus #2
If Any Packet occurs once
then Counter 1 Increment
Goto 2 Help

Packets/second = 4153417/66.416



Page 19

Trigger on Specific Header Fields

	🗙 Analyzer <e> - 333MHz State/2GHz Timing Zoom 2M Sample E</e>
	File Window Edit Options Clear Help
	SamplingFormatTriggerSymbolTrigger FunctionsSettingsOverviewDefault StoringStatusSave/NecGeneral State, Telecom State, Mpeg StTrigger function libraries
	Wait for flag Set/clear/pulse flag OR Trigger Find Packet Find MPEG Packet
	Replace Insert before Insert after Delete
	Trigger Sequence 1 FIND PACKET
	On bus Rx POS-PHY L3 If TCP Packet occurs once
Event	then Trigger and fill memory Help
	Help Close





Packet Trigger Bus Editor

X Bus Editor: Rx POS-PHY L3	X
Bus Name:	Rx POS-PHY L3
Data Source:	Analyzer <e></e>
Protocol:	Point-to-Point Protocol (PPP)
Start of Packet/Cell:	$\frac{\text{RSOP}}{\text{I}} = 1 \underline{I} \text{(optional)}$
End of Packet:	$\underline{REOP} = \boxed{1} \underbrace{\bullet} (optional)$
Data Valid:	RVAL = 1 ± (optional)
TSX/RSX:	RSX (optional, for POS-PHY)
PHY/Address:	None (optional)
Parity:	RPRTY = Even 1 (optional)
Modulo:	None (optional, POS-PHY RMOD/TMOD)
Data Bus:	RDAT
ОК	Cancel
	7




Packet Trigger Event Editor

🗙 🛛 Event Editor: TCP Packet		X
Event Name: TCP Packet	■ Long Field	Names View Packet Bits
Protocol Stack	-Internet Protoco	01
Transmission Control Protoc	Ident1f1cation	XXXX
	Zero	X
Internet Protocol	Do not fragment	X
	May Fragment	x
Point-to-Point Protocol (PP	Fragment Offset	XXXX
	Time To Live	XXX
	Protocol	Transmission Control Protocol (0x06)
	Header Checksum	XXXX
	Src Addr	11. 22. 33. 44
	Dest Addr	XXX.XXX.XXX
-	Close	



Measure Latency Between PHY & DDR




Possible causes:

- 1. Packets buffered in data store too long
- 2. Traffic manager takes too long to process
- 3. Route lookup goes off-board, and system board is slow to respond

Page 23

4. Buffering issues causing port contention.

Packet Latency Between PHY & DDR



- **1. Trigger on Start of Packet**
- 2. Use Intermodule trigger to correlate data store activity




TBI Bus Trigger

🗙 🛛 TBI GigE – 333MHz State/2GHz Timing Zoom 2M Sample B				
File Window Edit Options Clear Help				
Sampling Format Trigger Symbol				
Trigger Functions Settings Overview Default Storing Status				
General State, Telecom State, Mpe Trigger function libraries				
Find pattern n times Store range until pattern oc Store pattern2 until pattern While storing pattern2, find Store nothing until pattern Replace Insert before				
Trigger Sequence				
1 FIND PATTERN N TIMES				
Find 1 occurrence of				
RX_DATA = 368 Hex Or				
RX_DATA = 097 Hex				
then Trigger, arm out, and fill memory				
Help Close				

Page 25



Data Store Bus Trigger



TBI Bus Decode Listing

Start of Packet

			·#= 🔨			
Time	RX_DATA	Char Name	8bit Data	Packet Decode	BadFCS	BadDisp
Relative	Hex	Text	Hex	Text	Binary	Binary
8.000 ns	245	D31.7	50	Idle	0	0
8,000 ns	368	K27.7	FF	Start of Packet (SOP)	0	0
8.000 ns	2A5	D21.2	55	Preamble	0	0
8.000 ns	2A5	D21.2	55	Preamble	0	0
8.000 ns	2A5	D21.2	55	Preamble	0	0
8.000 ns	2A5	D21.2	55	Preamble	0	0
8.000 ns	2A5	D21.2	55	Preamble	0	0
8.000 ns	2A5	D21.2	55	Preamble	0	0
8.000 ns	2A6	D21.6	D5	End of Preamble	0	0
8.000 ns	274	D 0.0	00	IEEE 802.3 (Ethernet V2)	0	0
				Dest Addr = 00-e0-00-00-00-41		
8.000 ns	271	D 0.7	Ε¢		0	0
8.000 ns	274	D 0.0	00		0	0
8.000 ns	274	D 0.0	00		0	0
8.000 ns	274	D 0.0	00		0	0
8.000 ns	1D5	D 1.2	41		0	0
8.000 ns	075	D31.7	47	Src Addr = 47-49-4c-45-4e-54	0	0
8.000 ns	255	D 9.2	49		0	0
8.000 ns	0D5	D12.2	4C		0	0
8.000 ns	295	D 5.2	45		0	0
8.000 ns	105	D14.2	4E		0	0
8.000 ns	0B5	D20.2	54		0	0
8.000 ns	06B	D31.7	08	Length/Type = 0800 Hex (Internet Protocol)	0	0
8.000 ns	18B	D31.7	00		0	0
8.000 ns	295	D 5.2	45	Internet Protocol	0	0






DDR Data Store Timing Waveform

🗙 Waveform<2>				_ 🗆 X	
File Window Edit Opti	ons			Help	
Goto Markers Searc	ch Comments Analy	ysis Mixed Signal	Accesses and		
G1: DataStore1	= 00000000 Time	+ from Trigger	± = −3,844 us		Easy
62: DataStore1	= 08004500 Time	⊥ from G1	± = 5,735 us		marker
		an a			measure-
Seconds/div = 1.000		elay -905.000 ns			ments
	G1	tr	G2		
clk all					
RAS all	1		1 1		
CAS all	1		1 1		
Addr all					
DataStore1 all	0000000	080	004500 CEC1CFC	F	
DQ[3-0] all	0		0 0		
WE all			1		
			Pa		hack
Packet arrives on	Packet written			it of Data	
Receive TBI Bus	store 3.8 usec l	ater	14 B A		
		Page 28		Agilent le	echnologies

POS-PHY Level 4 Analysis



Page 29




PHY Transmit/Receive Latency

Sampling Format Trigger Symbol					
Trigger Functions Settings Overview	Default Storing Status Save/Recall				
Sequence level : 1	Timer 1 : 0				
Occurrence counter : 0					
Global counter 1 : 0					
Trigger Sequence					
1 FIND PACKET					
On bus Rx Bus	and a second the second second second second second				
If ARP Request occurs once					
then Timer 1 Resume					
Goto Next Help					
2 FIND PACKET					
On bus Tx Bus					
If ARP Response occurs once					
then Timer 1 Pause					
Counter 1 Increment Goto 1					
0000 1					



Find Cause of Dropped Packets



Possible Trigger Schemes:


- Address out of range in data store
- Signals indicating queue getting full
- Debug port on network processor

Possible causes:

- Latencies in route lookups
- Too much high-priority traffic
- Too many short packets
- Firmware/logic bugs in scheduling



Strategy - External Trigger Sources



External Trigger – Analyzer Setup

🔀 - Intermodule 💶 🗙
File Window Help
Intermodule Skew
Port In
Port Out Armed by: Nothing
Independent Group Run Arming Tree
GR Group Run armed from Port In -
Analyzer – 333MHz State/2GHz Timing Zoom 2M Sample B
File Window Edit Options Clear Help Image: Second
Sampling Format Trigger Symbol
Trigger Sequence
1 WAIT FOR ARM IN
Wait for arm in Help
then Trigger and fill memory
Help Close
Page 33 Agilent Technologies

Protocol Decoding and Triggering

Bus	Protocol(s)	Packet Trigger	Decode Software	Product
UTOPIA L1-3	ATM, Cells and AAL5	Yes	Yes	B4640B
POS-PHY-L3	POS, Ethernet	Yes	Yes	B4640B
POS-PHY L4 (SPI-4 Phase 2)	OC-192 POS, 10 G Ethernet	Νο	Yes	N4214A
MII, GMII	Ethernet, other non-segmented	Yes	Yes	B4640B
TBI (Gbit Ethernet)	Ethernet, or other non-segmented	No (8B/10B encoded)	Yes	N4212A
InfiniBand	SERDES 10-bit interface or cable	Yes (via N4207A analysis probe)	Yes	N4206A N4207A



HyperTransport (LDT)	16760 (Solution coming from FuturePlus)
Rapid/IO	16760 (Decode tool coming soon)
CSIX	1675X

Note - Packet trigger macro not available on 16760 in high-speed LVDS mode

Page 35



Conclusion

- Troubleshooting bleeding-edge systems is critical
- Systems must be designed for testability
- Logic analysis tools are essential for router debug
 - Probe LVDS signals
 - Trigger on packets
 - View decoded protocols

For more information see the R&D Central Website:

http://www.agilent.com/find/randd

- Discussion forums
- Application notes

